

74HC165; 74HCT165

8-bit parallel-in/serial out shift register

Rev. 03 — 14 March 2008

Product data sheet

1. General description

The 74HC165; 74HCT165 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL (LSTTL).

The 74HC165; 74HCT165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q_7 and \overline{Q}_7) available from the last stage. When the parallel load (\overline{PL}) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously.

When \overline{PL} is HIGH, data enters the register serially at the DS input and shifts one place to the right ($Q_0 \rightarrow Q_1 \rightarrow Q_2$, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q_7 output to the DS input of the succeeding stage.

The clock input is a gated-OR structure which allows one input to be used as an active LOW clock enable (\overline{CE}) input. The pin assignment for the CP and \overline{CE} inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input \overline{CE} should only take place while CP HIGH for predictable operation. Either the CP or the \overline{CE} should be HIGH before the LOW-to-HIGH transition of \overline{PL} to prevent shifting the data when \overline{PL} is activated.

2. Features

- Asynchronous 8-bit parallel load
- Synchronous serial input
- Complies with JEDEC standard no. 7A
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
- Specified from -40°C to $+85^{\circ}\text{C}$ and from -40°C to $+125^{\circ}\text{C}$

3. Applications

- Parallel-to-serial data conversion

4. Ordering information

Table 1. Ordering information

Type number	Package	Temperature range	Name	Description	Version
74HC165N		-40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HCT165N					
74HC165D		-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT165D					
74HC165DB		-40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HCT165DB					
74HC165PW		-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HCT165PW					
74HC165BQ		-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1
74HCT165BQ					

5. Functional diagram




Fig 1. Logic symbol




Fig 2. IEC logic symbol




Fig 3. Functional diagram

6. Pinning information

6.1 Pinning





Fig 4. Pin configuration (DIP16, SO16 and (T)SSOP16)



- (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as supply pin or input.

Fig 5. Pin configuration (DHVQFN16)

6.2 Pin description

Table 2. Pin description


Symbol	Pin	Description
\bar{PL}	1	asynchronous parallel load input (active LOW)
CP	2	clock input (LOW-to-HIGH edge-triggered)
\bar{Q}_7	7	complementary output from the last stage
GND	8	ground (0 V)
Q_7	9	serial output from the last stage
DS	10	serial data input
D0 to D7	11, 12, 13, 14, 3, 4, 5, 6	parallel data inputs (also referred to as D_n)
\bar{CE}	15	clock enable input (active LOW)
V_{CC}	16	positive supply voltage

7. Functional description

Table 3. Function table^[1]

Operating modes	Inputs					Qn registers		Outputs	
	\bar{PL}	\bar{CE}	CP	DS	D0 to D7	Q0	Q1 to Q6	Q7	\bar{Q}_7
parallel load	L	X	X	X	L	L	L to L	L	H
	L	X	X	X	H	H	H to H	H	L
serial shift	H	L	\uparrow	I	X	L	q0 to q5	q6	\bar{q}_6
	H	L	\uparrow	h	X	H	q0 to q5	q6	\bar{q}_6
	H	\uparrow	L	I	X	L	q0 to q5	q6	\bar{q}_6
	H	\uparrow	L	h	X	H	q0 to q5	q6	\bar{q}_6
hold "do nothing"	H	H	X	X	X	q0	q1 to q6	q7	\bar{q}_7
	H	X	H	X	X	q0	q1 to q6	q7	\bar{q}_7

- [1] H = HIGH voltage level;
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;
- L = LOW voltage level;
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;
- q = state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;
- X = don't care;
- \uparrow = LOW-to-HIGH clock transition.

**Fig 6. Timing diagram**

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	V _I < -0.5 V or V _I > V _{CC} + 0.5 V	[1]	-	mA
I _{OK}	output clamping current	V _O < -0.5 V or V _O > V _{CC} + 0.5 V	[1]	-	mA
I _O	output current	-0.5 V < V _O < V _{CC} + 0.5 V	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C

Table 4. Limiting values ...continued*In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)*

Symbol	Parameter	Conditions	Min	Max	Unit
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C			
		DIP16 package	[2]	-	750 mW
		SO16 package	[3]	-	500 mW
		(T)SSOP16 package	[4]	-	500 mW
		DHVQFN16 package	[5]	-	500 mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] P_{tot} derates linearly with 12 mW/K above 70 °C.[3] P_{tot} derates linearly with 8 mW/K above 70 °C.[4] P_{tot} derates linearly with 5.5 mW/K above 60 °C.[5] P_{tot} derates linearly with 4.5 mW/K above 60 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions*Voltages are referenced to GND (ground = 0 V)*

Symbol	Parameter	Conditions	74HC165			74HCT165			Unit
			Min	Typ	Max	Min	Typ	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
V _I	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
V _O	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

10. Static characteristics

Table 6. Static characteristics*At recommended operating conditions; voltages are referenced to GND (ground = 0 V).*

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74HC165										
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}								
		I _O = −20 µA; V _{CC} = 2.0 V	1.9	2.0	−	1.9	−	1.9	−	V
		I _O = −20 µA; V _{CC} = 4.5 V	4.4	4.5	−	4.4	−	4.4	−	V
		I _O = −20 µA; V _{CC} = 6.0 V	5.9	6.0	−	5.9	−	5.9	−	V
		I _O = −4.0 mA; V _{CC} = 4.5 V	3.98	4.32	−	3.84	−	3.7	−	V
V _{OL}	LOW-level output voltage	I _O = −5.2 mA; V _{CC} = 6.0 V	5.48	5.81	−	5.34	−	5.2	−	V
		V _I = V _{IH} or V _{IL}								
		I _O = 20 µA; V _{CC} = 2.0 V	−	0	0.1	−	0.1	−	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	−	0	0.1	−	0.1	−	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	−	0	0.1	−	0.1	−	0.1	V
I _I	input leakage current	I _O = 4.0 mA; V _{CC} = 4.5 V	−	0.15	0.26	−	0.33	−	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	−	0.16	0.26	−	0.33	−	0.4	V
		V _I = V _{CC} or GND; V _{CC} = 6.0 V	−	−	±0.1	−	±1	−	±1	µA
		I _{CC} = supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	−	−	8.0	−	80	−	160 µA
		C _I = input capacitance		−	3.5	−	−	−	−	pF
74HCT165										
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	−	2.0	−	2.0	−	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	−	1.2	0.8	−	0.8	−	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
		I _O = −20 µA	4.4	4.5	−	4.4	−	4.4	−	V
V _{OL}	LOW-level output voltage	I _O = −4.0 mA	3.98	4.32	−	3.84	−	3.7	−	V
		V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
I _I	input leakage current	I _O = 20 µA; V _{CC} = 4.5 V	−	0	0.1	−	0.1	−	0.1	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	−	0.16	0.26	−	0.33	−	0.4	V
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	−	−	8.0	−	80	−	160 µA	
		ΔI _{CC} = additional supply current	per input pin; V _I = V _{CC} − 2.1 V; other inputs at V _{CC} or GND; V _{CC} = 4.5 V to 5.5 V							
C _I	input capacitance	D _n and D _S inputs	−	35	126	−	157.5	−	171.5	µA
		CP, CE, and PL inputs	−	65	234	−	292.5	−	318.5	µA

11. Dynamic characteristics

Table 7. Dynamic characteristicsGND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see [Figure 12](#)

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74HC165										
t_{pd}	propagation delay	CP or \overline{CE} to Q7, $\overline{Q7}$; see Figure 7 [1]								
		$V_{CC} = 2.0 \text{ V}$	-	52	165	-	205	-	250	ns
		$V_{CC} = 4.5 \text{ V}$	-	19	33	-	41	-	50	ns
		$V_{CC} = 6.0 \text{ V}$	-	15	28	-	35	-	43	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	16	-	-	-	-	-	ns
		\overline{PL} to Q7, $\overline{Q7}$; see Figure 8								
		$V_{CC} = 2.0 \text{ V}$	-	50	165	-	205	-	250	ns
		$V_{CC} = 4.5 \text{ V}$	-	18	33	-	41	-	50	ns
		$V_{CC} = 6.0 \text{ V}$	-	14	28	-	35	-	43	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	15	-	-	-	-	-	ns
		D7 to Q7, $\overline{Q7}$; see Figure 9								
		$V_{CC} = 2.0 \text{ V}$	-	36	120	-	150	-	180	ns
		$V_{CC} = 4.5 \text{ V}$	-	13	24	-	30	-	36	ns
		$V_{CC} = 6.0 \text{ V}$	-	10	20	-	26	-	31	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	11	-	-	-	-	-	ns
t_t	transition time	Q7, $\overline{Q7}$ output; see Figure 7 [2]								
		$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16	-	19	ns
t_w	pulse width	CP input HIGH or LOW; see Figure 7								
		$V_{CC} = 2.0 \text{ V}$	80	17	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	6	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	14	5	-	17	-	20	-	ns
		\overline{PL} input LOW; see Figure 8								
		$V_{CC} = 2.0 \text{ V}$	80	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	5	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	14	4	-	17	-	20	-	ns
t_{rec}	recovery time	\overline{PL} to CP, \overline{CE} ; see Figure 8								
		$V_{CC} = 2.0 \text{ V}$	100	22	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	8	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	6	-	21	-	26	-	ns

Table 7. Dynamic characteristics ...continuedGND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see [Figure 12](#)

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_{su}	set-up time	DS to CP, \overline{CE} ; see Figure 10								
		$V_{CC} = 2.0 \text{ V}$	80	11	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	4	-	20	-	24	-	ns
	\overline{CE} to CP and CP to \overline{CE} ; see Figure 10	$V_{CC} = 6.0 \text{ V}$	14	3	-	17	-	20	-	ns
		$V_{CC} = 2.0 \text{ V}$	80	17	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	6	-	20	-	24	-	ns
	Dn to \overline{PL} ; see Figure 11	$V_{CC} = 6.0 \text{ V}$	14	5	-	17	-	20	-	ns
		$V_{CC} = 2.0 \text{ V}$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	14	6	-	17	-	20	-	ns
t_h	hold time	DS to CP, \overline{CE} and Dn to \overline{PL} ; see Figure 10								
		$V_{CC} = 2.0 \text{ V}$	5	6	-	5	-	5	-	ns
		$V_{CC} = 4.5 \text{ V}$	5	2	-	5	-	5	-	ns
	\overline{CE} to CP and CP to \overline{CE} ; see Figure 10	$V_{CC} = 6.0 \text{ V}$	5	2	-	5	-	5	-	ns
		$V_{CC} = 2.0 \text{ V}$	5	−17	-	5	-	5	-	ns
		$V_{CC} = 4.5 \text{ V}$	5	−6	-	5	-	5	-	ns
	Dn to \overline{PL} ; see Figure 11	$V_{CC} = 6.0 \text{ V}$	5	−5	-	5	-	5	-	ns
		$V_{CC} = 2.0 \text{ V}$	5	17	-	5	-	4	-	MHz
		$V_{CC} = 4.5 \text{ V}$	30	51	-	24	-	20	-	MHz
f_{max}	maximum frequency	CP input; see Figure 7								
		$V_{CC} = 2.0 \text{ V}$	6	17	-	5	-	4	-	MHz
		$V_{CC} = 4.5 \text{ V}$	30	51	-	24	-	20	-	MHz
		$V_{CC} = 6.0 \text{ V}$	35	61	-	28	-	24	-	MHz
C_{PD}	power dissipation capacitance	per package; $V_I = \text{GND to } V_{CC}$	[3]	-	35	-	-	-	-	pF

Table 7. Dynamic characteristics ...continuedGND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see [Figure 12](#)

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74HCT165										
t_{pd}	propagation delay	CĒ, CP to Q7, \overline{Q}_7 ; see Figure 7 [1]								
		V _{CC} = 4.5 V	-	17	34	-	43	-	51	ns
		V _{CC} = 5.0 V; $C_L = 15 \text{ pF}$	-	14	-	-	-	-	-	ns
		PL to Q7, \overline{Q}_7 ; see Figure 8								
		V _{CC} = 4.5 V	-	20	40	-	50	-	60	ns
		V _{CC} = 5.0 V; $C_L = 15 \text{ pF}$	-	17	-	-	-	-	-	ns
		D7 to Q7, \overline{Q}_7 ; see Figure 9								
		V _{CC} = 4.5 V	-	14	28	-	35	-	42	ns
		V _{CC} = 5.0 V; $C_L = 15 \text{ pF}$	-	11	-	-	-	-	-	ns
t_t	transition time	Q7, \overline{Q}_7 output; see Figure 7 [2]								
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t_w	pulse width	CP input; see Figure 7								
		V _{CC} = 4.5 V	16	6	-	20	-	24	-	ns
		PL input; see Figure 8								
		V _{CC} = 4.5 V	20	9	-	25	-	30	-	ns
t_{rec}	recovery time	PL to CP, CĒ; see Figure 8								
		V _{CC} = 4.5 V	20	8	-	25	-	30	-	ns
t_{su}	set-up time	DS to CP, CĒ; see Figure 10								
		V _{CC} = 4.5 V	20	2	-	25	-	30	-	ns
		CĒ to CP and CP to CĒ; see Figure 10								
		V _{CC} = 4.5 V	20	7	-	25	-	30	-	ns
		Dn to PL; see Figure 11								
		V _{CC} = 4.5 V	20	10	-	25	-	30	-	ns
t_h	hold time	DS to CP, CĒ and Dn to PL; see Figure 10								
		V _{CC} = 4.5 V	7	−1	-	9	-	11	-	ns
		CĒ to CP and CP to CĒ; see Figure 10								
		V _{CC} = 4.5 V	0	−7	-	0	-	0	-	ns
f_{max}	maximum frequency	CP input; see Figure 7								
		V _{CC} = 4.5 V	26	44	-	21	-	17	-	MHz
		V _{CC} = 5.0 V; $C_L = 15 \text{ pF}$	-	48	-	-	-	-	-	MHz